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In this paper, we present the electromagnetic modeling of a performance-enhanced planar Schottky diode for applications in
terahertz (THz) frequencies. We provide a systematic simulation approach for analyzing our Schottky diode based on finite
element method and lumped equivalent circuit parameter extraction. Afterward, we use the developed model to investigate
the effect of design parameters of the Schottky diode on parasitic capacitive and resistive elements. Based on this model, device
design has been improved by deep-trench formation in the substrate and using a closed-loop junction to reduce the amount of
parasitic capacitance and spreading resistance, respectively. The results indicate that cut-off frequency can be improved from
4.1 to 14.1 THz. Finally, a scaled version of the diode is designed, fabricated, and well characterized to verify the validity of
this modeling approach.
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I . I N T R O D U C T I O N
In recent years, there is an increasing interest in the use of ter-
ahertz (THz) technology for a number of applications such as
sensing, communications, and biomedical applications [1].
Due to this rapid development, demand for compact, fast,
and reliable THz components such as tunable oscillators,
mixers, and multipliers used in THz sources has increased.
GaAs-based Schottky diodes are the most popular devices
for building THz sources [2–7] and detectors [8–11], mainly
due to the high electron mobility, simplicity of integration
with planar THz device structures, and fast operation.
However, the performance of such planar GaAs Schottky
diodes degrades at higher frequencies as a result of parasitic
capacitances [12], series resistances [13], and carrier velocity
saturation effects [14]. Researchers have minimized the para-
sitic capacitance by replacing GaAs substrate with a low
dielectric substrate [15] through wafer bonding and epitaxial
lift off or selective vertical layer etch/release techniques.
Such techniques add significant fabrication complexities to
the overall device fabrication process [16]. In addition, it
should be noted that partial reduction of shunt capacitances
is achieved by tuning design parameters such as decreasing
substrate thickness to reduce the effective permittivity
around the device and increasing pad-to-pad separation. It
should also be noted that in standard applications, the thin
substrate is attached to the surface of either a Si hemispherical
lens or a quartz substrate allowing the use of membrane-
supported diode structures. The series resistance can be
reduced as well by choosing low-loss metals like silver, adjust-
ing buffer layer thickness, and increasing doping level.
However, the effect of buffer layer thickness in reduction of
Rs is not significant [17] and increasing the doping levels dete-
riorates other device characteristics like breakdown voltage
and ideality factor [18]. By taking these factors into consider-
ation, there is an apparent need for an accurate modeling of
THz planar Schottky diodes in order to improve the device
structure for enhanced Schottky diode-based detector
performance, where an antenna and a diode are integrated
monolithically [19, 20].
In this work, we introduce a systematic approach for ana-
lyzing the Schottky diode structure based on electromagnetic
modeling using High Frequency Structural Simulator (HFSS)
[21]. These results were then imported to Microwave Office
environment [22] to extract equivalent circuit model. Effects
of different geometrical parameters on parasitic capacitance
(Cp) and series resistance (Rs) are investigated with further
simulations using the extracted equivalent circuit model.
Using HFSS to extract diode series resistance and parasitic
capacitances was previously proposed and demonstrated by
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(CPW)-integrated fashion. This provides us with the flexibil-
ity of extending the analysis to wider band operational fre-
quencies, as opposed using a rectangular waveguide as
reported in earlier results. We show that etching a deep
trench in the substrate between the electrical contact pads
can be used for minimizing parasitic capacitance and a
closed-loop junction can be used to reduce the amount of
series resistance. Schottky diodes with deep trench and
closed-loop junction designs exhibit considerably higher
cut-off frequencies. In particular, the series resistance is
lower than 3 V up to a frequency range of 600 GHz yielding
significant enhancement in the cut-off frequency compared
with the previous works presented in the literature. The
next section presents the details of the diode topology and
its circuit model including all associated parasitic element.
The measurement results of a fabricated diode are also
presented in the following sections of this work.
I I . D I O D E T O P O L O G Y A N D
A S S O C I A T E D P A R A S I T I C
E L E M E N T S
GaAs planar Schottky diodes are the key components for most
of the THz devices. A schematic of a typical surface-channel
planar Schottky diode (developed for high frequencies) [23]
is shown in Fig. 1. Table 1 gives the materials used in the
structure and their electrical properties. A number of compo-
nents including series resistances and parasitic elements (like
shunt capacitances and finger inductance) are identified on
this schematic. There are four main elements constituting
the series resistance which can be expressed by (1):
RS = Rspreading + Rcontact + Repi + Rf , (1)
where Rf is the finger resistance, Repi is the junction epitaxial
layer resistance, Rspreading is the buffer layer spreading resist-
ance, and Rcontact is the ohmic contact resistance. Among
these components, Rspreading and Rcontact depend only on oper-
ation frequency but Repi is a function of both operation fre-
quency and applied voltage.
Total parasitic capacitance (Cp) is comprised of two parts:
finger capacitance (Cf) and pad capacitance (Cpp). Pad capaci-
tance is much more dominant than finger-induced capaci-
tances due to smaller area associated with the finger.
Therefore, it is of great desire to minimize Cpp as dominant
factor in parasitic capacitances. As a simple idea, this capaci-
tance can be decreased by reducing pad area, increasing pad
separation, decreasing substrate dielectric constant and sub-
strate thickness. However, all of these modifications are
somehow impractical and induce several detrimental side
effects in device performance. Pad dimensions are limited
by considerations of handling and bonding by ohmic
contact resistivity in which such small dimensions can make
fabrication process tough and unrepeatable. Large pad
spacing, in addition to increasing footprint, also leads to
excessive inductance that is not desirable and such a long
finger makes fabrication process more difficult. Finally, it
should be noted that for such a high-speed application, a semi-
conductor with high mobility and high saturation electron vel-
ocity is a must. These factors are available in only couple of
materials such as GaAs, InP, GaInAs, which all of them
have a dielectric constants similar to that of GaAs substrate.
The most effective solution for decreasing pad-to-pad capaci-
tance is to reduce the substrate thickness; but to reduce this
component, a significant reduction in substrate thickness is
needed. Considering inherent brittleness of the GaAs wafers,
such thinning will make situation worse in which difficulty
in handling during the fabrication will be a disadvantage for
this modification. The components of finger capacitance, Cfb
and Cfp are employed to model the fringing fields of finger–
buffer layer and finger–pad, respectively. Cpp1 and Cpp2
model electrical coupling between contact pads through air
and semi-insulating GaAs substrate, respectively. A series
inductance, Lf, is used to represent magnetic coupling
through the finger.
In Fig. 2, we present a design with an improved structure.
We propose etching a deep trench between electrical pads
Fig. 1. A schematic of cross-sectional (a) and top view (b) of conventional
surface-channel planar Schottky diode.
Table 1. List of different layer properties.
Property∗ Symbol Value
Dielectric permittivity 1r 12.9
Epilayer doping concentration n 1 × 1017 cm23
Buffer layer doping concentration n+ 5 × 1018 cm23
Electron mobility me 1800 cm
2/V.s
Gold conductivity s 44 × 106 M/m
∗Room temperature material properties are used in this analysis.
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through semi-insulting GaAs substrate to reduce parasitic
capacitances. We also propose using a closed-loop junction
for reducing series resistance. In the following sections, we
demonstrate that a higher cut-off frequency surface-channel
planar Schottky diode operating at THz frequencies can be
achieved by the proposed design.
I I I . A T H R E E - D I M E N S I O N A L ( 3 D )
F U L L - W A V E E M A P P R O A C H A N D
L U M P E D E Q U I V A L E N T C I R C U I T
In order to have a better understanding of the effect of differ-
ent geometries on parasitic elements and losses, a systematic
modeling and analysis approach is required. In this approach,
the Schottky diode structure is simulated in HFSS and results
of this electromagnetic simulation is used for lumped equiva-
lent circuit extraction in Microwave Office environment.
For electromagnetic simulation setup, the discrete planar
Schottky diode is attached on a finite ground CPW (Fig. 3)
and excited with a lumped port. A 50 V CPW on a GaAs sub-
strate (1r ¼ 12.9) is designed with a 30-mm-wide signal line
and a gap of 21 mm inside an air box with surrounding radi-
ation boundary. Unlike previous proposed modeling, which
was based on rectangular waveguide [13], our modeling
approach gives a more realistic estimation of the diode per-
formance by monolithically implementing the Schottky
diode integrated along the signal line of the CPW. Following
the electromagnetic simulation of this structure in the fre-
quency range of 150–600 GHz, S-parameter results are
de-embedded by using thru-reflect-line technique [24], and
they are used for parameter extraction for equivalent circuit
model.
Figure 4 shows the equivalent circuit for the integrated
CPW-diode structure. The effect of Repi is ignored since the
current spreading in this layer is negligible. The n+ buffer
layer is heavily doped compared with the active epilayer,
such that current flows straight down from the anode
through the epilayer and spreads in the n+ buffer layer. We
also consider the finger as a perfect electrical conductor
(PEC), so the effect of Rf is ignored, as well. In this study,
three cases are simulated: (i) open-lossless, (ii) short-lossless,
and (iii) short-lossy. In lossless cases, both anode and
cathode buffers are assumed as PECs, and in lossy case, the
n+ buffer layer is assumed to be doped with an electron con-
centration of 5 × 1018 cm23. Open case also means that there
is no contact between finger and buffer layers, and in short
case, finger and buffer layers are short-circuited. The electro-
magnetic simulation results of the open-lossless case, where
the diode is replaced with an open circuit and the n+ buffer
layer is assumed to be PEC, are used to extract the total cap-
acitance using (2). Total inductance and also series resistance
are estimated from short circuit simulations for lossless and

















Fig. 2. A schematic of cross-sectional (a) and top view (b) of proposed
surface-channel planar Schottky diode where closed-loop junction is
indicated around the junction.
Fig. 4. The lumped equivalent circuit for our Schottky diode.
Fig. 3. Configuration of proposed planar Schottky diode attached to CPW
line.
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These starting values for Cp, Ltot, and Rs are used to fine-tune
the equivalent circuit in Microwave Office for the whole fre-
quency range (150–600 GHz). This way, accurate values for
each equivalent circuit parameter (Cpp, Cf, Lf, La, Lc, and Rs)
are extracted. In the next section, we provide a comprehensive
study about the effects of different geometry-dependent ele-
ments. Initial dimensions for our simulations have been
shown in Fig. 1.
I V . A T H R E E - D I M E N S I O N A L
F U L L - W A V E E M A P P R O A C H A N D
L U M P E D E Q U I V A L E N T C I R C U I T
After introducing a systematic method for analyzing our
Schottky diode based on electromagnetic simulations, in this
section we investigate the effects of different geometrical para-
meters of the diode on parasitic and resistive elements. Based
on the simulation results, a performance-enhanced Schottky
diode structure is proposed. Finally, to verify the validity of
the proposed idea, a scaled version of the diode is designed,
fabricated, and characterized.
A) Parasitic capacitances
Table 2 gives the physical parameters of the diodes analyzed in
the simulations. According to Fig. 1, total parasitic capacitance
(Cp) can be divided into two parts: pad-to-pad capacitance Cpp
(including Cpp1 and Cpp2) and finger capacitance Cf (including
finger-to-pad Cfp and finger-to-buffer Cfb). As it can be seen
from Fig. 5, contribution from the pad-to-pad capacitance is
dominant (especially in higher frequencies). Therefore, as
mentioned above, it is desirable to minimize Cpp which can
be decreased by reducing pad area, increasing pad separation,
decreasing substrate dielectric constant and substrate thick-
ness. However, pad dimensions are limited by considerations
of handling and bonding by ohmic contact resistivity [15].
Large pad spacing, in addition to increasing footprint, also
leads to excessive inductance that is not desirable [25].
Thus, the most effective solution for decreasing pad-to-pad
capacitance is to reduce the substrate thickness. Figure 6
plots Cp for different substrate thicknesses. According to
these results, by increasing substrate thickness, capacitance
increases significantly, especially at higher frequencies. The
frequency dependency becomes emphasized as the wavelength
gets comparable with the physical device dimensions. Since
the main goal of these simulations is to understand the
impact of different geometries in device performance, in all
parametric studies, substrate thickness is fixed at 15 mm. It
should be noted that finger capacitance can also be reduced
by decreasing the finger area, increasing the separation
between finger and underlying conductive material, and redu-
cing the passivation layer thickness that are depended to fab-
rication possibilities [26, 27].
B) Spreading resistance
Another factor that degrades Schottky diode performance is
spreading resistance (Rspreading). The finite conductance of
the buffer layer results in current crowding and only a
portion of total current can be collected at the ohmic
contact. This loss is modeled by a resistor, Rspreading, in the
equivalent circuit model. The only geometric parameter that
affects spreading resistance is the buffer layer thickness.
Figure 7 plots spreading resistance values at different frequen-
cies for different buffer layer thicknesses. As it is observed in
Table 2. Physical parameters of the diodes analyzed in the simulations.
Property∗ Value (mm)
Schottky contact diameter 1
Finger length 15
Finger width 2
Contact-cathode radial separation 3.5
∗Room temperature material properties are used in this analysis.
Fig. 5. Pad-to-pad and finger capacitances as a function of frequency for
substrate thickness of 15 mm.
Fig. 6. Effect of substrate thickness on parasitic capacitance. By increasing
substrate thickness, capacitance increases significantly, especially at higher
frequencies.
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[17], high-frequency spreading resistance exhibits a weak
minimum at buffer layer thicknesses close to skin depth
(that in this case it is approximately 1.7 mm at 600 GHz).
C) Performance-enhanced Schottky diode
In this part, a performance-enhanced Schottky diode is pro-
posed. Cpp, the dominant shunt capacitance contribution to
total parasitic capacitance, is composed of two parts: the
shunt capacitance between the pads distributed across (a) a
low permittivity region (air), Cpp1, and a high permittivity
(GaAs) substrate, Cpp2. In addition to introducing a
higher capacitance due to higher permittivity of the substrate
(Cpp2 . Cpp1), Cpp2 has greater frequency dependency and
increases considerably with frequency. The parasitic capaci-
tance can be reduced significantly by introducing a deep
trench in the substrate between the two electrical contact
pads (Fig. 8). For an etch depth equal to the substrate thick-
ness, total parasitic capacitance (Cp) is minimized to ,2 fF
and relatively independent of the operation frequency and
substrate thickness.
Another parameter that limits planar Schottky diode
performance is the spreading resistance. Lateral current
flow in the planar structure together with partially
closed-loop junction in which just a portion of current
will be collected with the ohmic contact. High-frequency
current crowding phenomena such as eddy current and
current crowding due to skin and proximity effects will
add a new loss for lateral current flow in the buffer, and
this loss is mainly dissipated as heat inducing a substantial
increase in the amount of spreading resistance. Recently, it
was investigated that the magnetic field couplings induced
by the time-varying current in the air-bridge finger leads
to the findings that links the high-frequency losses to the
eddy current, and a mixture of skin and proximity effects
[13]. According to the Faraday’s law, AC voltage induced
in a conductor is a result of time-varying magnetic field.
The induced voltage then forces eddy current to circulate
in a closed path within the conductor. According to
Lenz’s law, this induced modification in current flow,
which is called eddy current, generates its own magnetic
field to oppose the original magnetic field. The circulation
of eddy current results in a non-uniform current density
distribution (current crowding) and consequently will
increase power loss associated with current flow. In order
to reduce Rspreading, we propose a closed-loop junction to
collect radial current in all directions. Figure 9 compares
the simulation results for conventional and closed-loop
junctions. As it can be clearly seen, in the whole frequency
range the spreading resistance is reduced by a factor of
around two. By taking the value of the zero-bias junction
capacitance (2.5 fF) from the earlier reports of the fabri-
cated planar Schottky diode structure [26–30], we can esti-
mate the cut-off frequency of the conventional and
performance-enhanced Schottky diodes. The cut-off fre-
quency of the conventional structure is found to be
4.1 THz, while that of the enhanced structure presented in
this work is 14.1 THz (these numbers are calculated using
series resistance and parasitic capacitance values at
600 GHz). Parasitic capacitance and series resistance
values at 600 GHz have been chosen for this calculation.
This approach to determine the cut-off frequency is vali-
dated at a lower operation frequency (40 GHz).
Fig. 9. Effect of closed-loop junction on reduction of high-frequency
spreading resistance. The spreading resistance is reduced by a factor of
around two with the use of a closed-loop junction.
Fig. 7. The high-frequency spreading resistance as a function of buffer layer
thickness.
Fig. 8. Effect of trench depth on reduction of parasitic capacitance for
different substrate thicknesses.
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D) Fabrication and characterization of
performance-enhanced Schottky diode
To verify the accuracy of this modeling approach, a scaled
version of the planar THz Schottky diode has been designed,
fabricated, and characterized. Considering the available fabri-
cation, measurement and RF probing capability, our modeling
approach is validated with experiments up to 40 GHz. At this
frequency, 500 mm-thick GaAs substrate is sufficiently thin
since the substrate modes are not excited. Figures 10(a) and
10(b) show scanning electron microscope (SEM) image of
the fabricated diode. As it can be clearly seen, the fabricated
diode that has a diameter of 5 mm has been integrated to a
50 V CPW line. The width of the trench (the size that is per-
pendicular to the finger) is longer than the ones used in the
simulations. As a design rule, it is sufficient to have 10 times
the finger width. The reason for fabricating larger trenches
extending from finger toward the ground is to be able to
reduce the risk of misalignment in the photolithography
step of the diode fabrication. The fabrication steps of the
diode are summarized as follows: The epitaxial GaAs wafer
with a 4 mm-thick heavily doped n+ layer and 250 nm thick
n2 layer above is grown on a 500 mm-thick semi-insulating
GaAs substrate using molecular beam epitaxy (MBE). The
doping concentrations of n+ and n2 layers are 5 × 1018 and
1 × 1017 cm23, respectively. First of all, a 200 nm-thick SiO2
isolation layer is deposited using plasma-enhanced chemical
vapor deposition and patterned using buffered oxide etching
process. Afterward, n2 layer is etched away through the wet
etching process from the whole wafer apart from the
Schottky contact area. To this end, a solution of NH4OH :
H2O2 : H2O (28 : 5 : 200) is utilized to etch the layer with an
etch rate of 4.2 nm/s. As the ohmic contact, an alloy of Ge/
Ni/Au (10 nm/10 nm/150 nm) is deposited employing
thermal evaporation, annealed at 450 8C for 45 s using rapid
thermal annealing and finally patterned with a lift-off
process. Prior to formation of finger and CPW line, the n+
layer is totally removed using the same etchant, while only
the n2 layer and areas under the ohmic contacts are
masked. The next step is the formation of finger and CPW
line using a 150 nm-thick evaporated Au layer followed by a
lift-off process. In the last step, the n+ layer beneath the air-
bridge finger is etched away using the same wet etching
process in order to isolate the anode and cathode ohmic
pads. After this step, 5 mm-deep trench is formed through
the semi-insulating layer to verify the applicability of the pro-
posed idea in the reduction of the diode parasitic capacitance.
In order to assess the etching profile of the fabricated
diodes, 3D and 2D atomic force microscopy (AFM) measure-
ments have been conducted on the sample, as shown in Figs
10(c) and 10(d). The measured profile has been employed to
get more accurate simulation results from modeling approach.
On the other hand, DC I–V characteristic of the diode illus-
trates the diode behavior of the fabricated device (Fig 10(e)).
Finally, high-frequency capacitance of the fabricated and
simulated diodes have been extracted and compared in Fig
10(f). The inset plot shows the diode resistance extracted
from simulations where the buffer layer is assumed to be loss-
less. It should be noted that the diode measured is 10 times
larger than the original THz diode to be able to employ the
40 GHz probes and probe station. Due to the scaling of the
physical size, the capacitance values in Fig. 10(f) is much
larger than the ones Fig. 8. As this figure shows, the introduc-
tion of the deep trench reduces the parasitic capacitance of the
diode for both simulation and measurement results. The
simulation and measurement results have a good agreement
particularly at low frequencies. Although the details for the
etching profile are included in the simulation geometry, for
the higher frequencies, the agreement is lower. This mismatch
is mainly due to inaccuracies in geometries of the simulation
Fig. 10. (a, b) SEM images, (c, d) 3D and 2D AFM images, (e) IV characteristics, and (f) extracted high-frequency capacitances of the Schottky diode. The diode
resistance extracted from simulations is given as the inset.
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setup where the impact of these geometrical differences is
much more pronounced in higher frequencies. It should be
noted here that the trench is overetched in the lateral direc-
tion. It is expected to have about 5 mm of undercut in the
lateral direction as the depth of the trench is also about
5 mm. However, the lateral etched size is 15 mm, which can
be related with the quality of the epi-layer. When exposed
to wet etching, scoops of epi-layer are etched in lateral direc-
tion while the sample is still immersed to achieve sufficient
trench etch. The etching profile can be improved and a rect-
angular trench geometry can be achieved by developing dry
etching recipes.
V . C O N C L U S I O N
In this paper, we demonstrate a performance-enhanced planar
Schottky diode for THz applications using a hybrid electro-
magnetic and circuit modeling approach. Based on this mod-
eling approach, a parametric study is carried out to investigate
the relationship between the physical parameters of the diode
and parasitic elements, which limit the device cut-off fre-
quency. The improved design features a deep trench in the
substrate between electrical pads and a closed-loop junction,
which reduces the parasitic capacitance and series resistance,
respectively. Finally a scaled version of the diode was
designed, fabricated, and characterized to verify the validity
of the deep-trench idea. The methodology presented here pro-
vides a good estimate of diode impedance, which might be
used to design monolithically integrated detectors where
THz antenna impedance is conjugate-matched to the
Schottky diode impedance to increase detector sensitivity.
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